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ABSTRACT
A new interleaved boost converter with high step-up gain is presented in this paper. The
proposed topology integrates coupled inductors and ﬂoating-output capacitors technique into
interleaved boost converter to provide high step-up voltage gain without extreme duty cycle.
The voltage stress on the power switches and diodes is very low, so low-cost and high-
performance semiconductor devices can be employed. Also, the reverse recovery problem of
all diodes is mitigated and zero-current-switching (ZCS) turn-on operation of the main switches
is established as well. In addition, the passive clamp circuits are employed to suppress the
voltage spikes across the main switches during turn-off instants. The operating principles and
steady-state analysis of the proposed converter in continuous condition mode are explained.
Finally, the simulation and experimental results of prototype 25–400 V circuit with 200 W
output power are provided to verify the performance of presented topology.
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1. Introduction
High step-up DC–DC converters are employed in
numerous applications, such as renewable energy sys-
tems, motor drives, uninterruptible power systems and
electric vehicles [1–6]. In these applications, a high
step-up converter is required to adapt the low voltage
level of batteries or photovoltaic cells to the high-volt-
age DC bus [7,8]. In order to perform this voltage con-
version, various isolated DC–DC converters are
presented in which high voltage gain can be achieved
by increasing the transformer turns ratio [9,10]. Never-
theless, these converters suffer from high circulating
currents, high voltage stress and low efﬁciency [11,12].
According to the recent studies, non-isolated DC–
DC converters are favourable in high step-up applica-
tion due to lower size, lower circuit cost and higher
efﬁciency than the isolated types [13]. Conventional
boost and buck-boost converters theoretically have a
high voltage gain. However, due to many limitation
factors, such as equivalent series resistance of the pas-
sive elements and reverse recovery problem of the out-
put diode, a high step-up gain cannot be achieved in
practice [14–16]. In order to reduce the switches volt-
age stress in high step-up applications, conventional
three-level boost converter can be used. Also, the size
of the input inductor is lower than the boost converter
[17,18]. However, the voltage gain is still limited. Con-
ventional cuk, sepic and zeta converters can be
employed as a high step-up converter, but they are
more complex than the boost converter [19,20]. Some
efforts are made to combine sepic and boost
converters. But despite using further elements, the
voltage gain is limited [21,22].
Cascade technique is a simple approach to provid-
ing high voltage gain [23,24]. However, these convert-
ers need two individual magnetic cores, which increase
circuit cost and complexity. Also, due to double power
processing, the whole converter efﬁciency is low. Cou-
pled inductors (CI)-based boost converters are widely
used to improve the voltage gain, since the CI turns
ratio provide a control freedom in addition to the duty
cycle. Also, owing to the leakage inductance of coupled
inductors the zero-current-switching (ZCS) turn-on
operation of the main switch is accomplished and the
reverse recovery problem of output diode is suppressed
[25–28]. Despite single-phase CI converters advan-
tages, the pulsating input current ripple reduces the
input capacitor lifetime [29]. In order to reduce the
input current ripple, interleaved boost converters with
winding cross-coupled inductors (WCCI) are pre-
sented [30–34]. In these topologies, passive or active
clamp circuits are employed to absorb the leakage
inductor energy and provide soft switching operation.
In [35–37], some interleaved boost converters with
voltage multiplier cells are presented. Owing to using
the WCCI technique and voltage multiplier cell, an
extendable high step-up voltage gain is provided and
the input current ripple is conspicuously low. Also, the
automatic current sharing feature is established due to
using series capacitors between the two interleaved
phases. Some interleaved boost converters with series
capacitors and voltage multiplier cells are presented
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in [38,39], which have a voltage gain higher than the
conventional interleaved boost converter. In [40], an
interleaved boost converter with ﬂoating-output
capacitors is introduced. In this topology, the input
voltage source is connected in series with output
capacitors to provide high voltage gain. Also, the
diodes and switches voltage stress is lower than the
conventional interleaved boost converter.
In this paper, a new interleaved boost converter
is presented for high step-up applications. The pro-
posed converter encompasses a high voltage gain
without extreme duty cycle and low voltage stress
across the semiconductor devices with the same
number of MOSFET switches in comparison with
the conventional interleaved boost converter. Also,
the leakage inductor of the coupled inductors pro-
vides ZCS turn-on operation of the main switches
and alleviates the reverse recovery problem of all
diodes. Furthermore, the passive clamp circuits are
used to absorb and recycle the leakage energy into
the circuit, which leads to suppressing the voltage
spikes across the main switches. Thus, low-voltage
MOSFET switches with low ON-resistance can be
employed to reduce the conduction losses. The
remainder of this paper is arranged as follows. In
Section 2, the operating principles of the proposed
converter in continuous condition mode (CCM) are
discussed in details. Steady-state analysis and fea-
tures of the proposed converter are analysed in Sec-
tion 3. Simulation and experimental results are
presented in Section 4. This paper concludes with
some ﬁnal remarks in Section 5.
2. Proposed converter and operating principles
The circuit conﬁguration of the proposed converter is
shown in Figure 1. This converter is based on two CI
boost converter modules, which are interleaved con-
nected at the input and series connected at the output.
The input gate signals of the converter switches have a
180-degrees phase shift which causes interleaved oper-
ation of two modules. In this topology, inductors L1l
and L2l comprise the two coupled inductors. Switches
S1 and S2 are the main switches and diodes D1 and D2
are the output-rectifying diodes of the boost converter.
Diodes DC1 and DC2 along with capacitors Cc1 and Cc2
comprise two passive clamp circuits which recycle the
leakage inductors energy and limit voltage stress on
the main switches. In order to simplify the operating
principles analysis of the proposed converter, some
assumptions are made as follows:
- All diodes and MOSFET switches are considered to
be ideal.
- All capacitors are large enough. Hence, their volt-
age ripple can be neglected.
- The operating duty cycle of the main switches S1
and S2 is equal.
- The coupled inductors are modelled as a magnetiz-
ing inductor, a leakage inductor and an ideal trans-
former with n = n12/n11 = n22/n21 turns ratio.
The typical waveforms of the proposed converter at
steady-state condition are given in Figure 2. According
to the following considerations, the proposed converter
has eight operating modes during one complete
switching cycle. Owing to the symmetrical operation
of switches S1 and S2, only four operating modes of
switch S1 are explained. The equivalent circuit of each
mode is shown in Figure 3. Before t0, both switches S1
and S2 are ON and the magnetizing inductors LM1 and
LM2 are charged through the input.
Mode 1 [t0 ¡ t1]: At t0, switch S1 is turned off and
clamp diode DC1 starts to conduct. During this mode,
a part of magnetizing inductor current iLM transfers to
the output via the secondary side of the coupled induc-
tors and diode D1. Also, the leakage energy which
stores in Llk1 is absorbed by the clamp capacitor Cc1.
Therefore, the leakage inductor current iLlk1 decreases
linearly.
At t1, iLlk1 reaches zero and this mode ends. During
this interval, the equations of the leakage inductor and
the magnetizing inductors currents are as follows:
iLlk1.t/ ¼ ILm1.t0/
VCc1  11þn :.VC1  Vin/
Llk1
:.t  t0/: (1)
iLm2.t/ ¼ iLlk2.t/ ¼ ILm2.t0/þ
Vin
Lm2 þ Llk1 :.t  t0/: (2)
Mode 2 [t1 ¡ t2]: At t1, the leakage inductor current
becomes zero and the clamp diode DC1 is turned off
without any reverse recovery problem. During this
mode, the magnetizing inductor current iLM is charg-
ing the output capacitor C1 through the secondary side
of the coupled inductors. Thus, iLM is decreasing line-
arly as follows:
iLm1.t/ ¼ ILm1.t1/þ VC1  VCc  VinLm1 .t  t1/: (3)
S1
S2
L11
L21
C1Vin
L12DC1
DC2 L22
D1
D2
C2
CC1
CC2
R
Figure 1. Circuit diagram of the proposed converter.
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Figure 3. Equivalent circuit of the operating modes.
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(b) Waveforms of voltage and current of the switches S1 and S2
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(c) Waveforms of voltage and current of the diodes DC1 and DC2
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(d) Waveforms of output diodes D1 and D2
Figure 2. Typical waveforms of the proposed converter.
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Mode 3 [t2 ¡ t3]: At t2, switch S1 is turned on.
Owing to the leakage inductor Llk1, switch S1 is turned
on under ZCS conditions. During this mode, the leak-
age inductor current iLlk1 is increasing linearly. At t3,
the magnetizing inductor and the leakage inductor cur-
rents become equal and the diode D1 is turned off with
no reverse recovery problem. Following equations rep-
resent the leakage inductor and the diode D1 currents
in this interval:
iLlk1.t/ ¼
Vin þ VC1VCC1Vinn
Llk1
.t  t2/: (4)
iD1.t/ ¼ 1n ½ILm1.t2/
Vin þ VC1VCC1Vinn
Llk1
.t  t2/ (5)
Mode 4 [t3 ¡ t4]: At t3, both switches S1 and S2 are
ON and all rectifying diodes are OFF. The leakage and
magnetizing inductors are charged via the input volt-
age source Vin. Also, the capacitors C1 and C2 along
with Vin provide energy to the output load RL. During
this mode, equations of the magnetizing and leakage
inductors currents are expressed as follows:
iLm1.t/ ¼ iLlk1.t/ ¼ ILm1.t3/
Vin
Lm1 þ Llk1 :.t  t3/ (6)
iLm2.t/ ¼ iLlk2.t/ ¼ ILm2.t3/
Vin
Lm2 þ Llk2 :.t  t3/ (7)
3. Steady-state performance analysis of the
proposed converter
To simplify the steady-state analysis, the mode 1 is
neglected since the duration of this mode is very short.
3.1. Conversion ratio
Due to voltage-second balance for the inductors of all
switching circuits, voltage-second balance can be writ-
ten for inductors Lm1 and Lm2 which results in the fol-
lowing equation [41]:
VinDT ¼ .VC1  VCc1  Vin/ .1 D/ T (8)
Also, in this circuit, due to large values of capacitors
and for simplicity of voltage relationships, C1 and C2
are considered identical:
VC1 ¼ VC2 ¼ VC ¼ Vo  Vin2 : (9)
According to the mode 3, the clamp capacitors Cc1
and Cc2 recycle the energy of leakage inductors. By
applying the KVL principle, the voltages of Cc1 and Cc2
are determined as follows:
VCc1 ¼ VCc2 ¼ VCc ¼ VC1  Vin1þ n ¼
D
1 DVin: (10)
By substituting (10) and (9) into (8), the voltage
gain of the proposed converter is obtained as follows:
Vo
Vin
¼ 1þ .1þ 2n/D
1 D : (11)
Figure 4 shows a comparison between the pro-
posed converter and some other similar interleaved
DC–DC topologies in terms of voltage gain. To
make a fair comparison, the coupled inductors turns
ratio (n) is considered equal to 2. As can be
observed, the proposed converter has a higher volt-
age gain than the conventional interleaved boost
converter and the converters presented in [42,43].
The interleaved converter, which is presented in
[44], has a higher voltage gain in duty cycles below
0.4. However, in duty cycles higher than 0.4, which
is favourable in high step-up applications, the volt-
age gain of proposed converter goes out the voltage
gain of [45]. Hence, the proposed converter is an
appropriate topology for applications, where a high
step-up conversion ratio is required.
3.2. Voltage stress on semiconductor devices
According to the foregoing analysis, the voltage stress
on the main switches, clamp diodes and output diodes
of the proposed converter is derived as follows:
VS1 ¼ VS2 ¼ Vo1þ .1þ 2n/D (12)
Figure 4. Voltage gain comparison of the proposed converter.
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VDc1 ¼ VDc2 ¼ Vin1 D ¼
Vo
1þ .1þ 2n/D (13)
VD1 ¼ VD2 ¼ nD1 DVin ¼
nVo
1þ .1þ 2n/D (14)
The normalized voltage stress graph of the semi-
conductor devices versus the coupled inductors turns
ratio is plotted in Figure 5. It can be observed that the
voltage stress on the main switches and clamp diodes
is reduced as the coupled inductors turns ratio
increases. On the other hand, the voltage stress on
the output diodes is increased. Therefore, the coupled
inductors turns ratio should be designed properly to
minimize the voltage stress on the main switches and
diodes.
3.3. Passive elements design
Regarding the desired current ripple on the magnetiz-
ing inductors ΔILm in CCM operation, the values of
LM1 and LM2 are calculated as follows:
LM1¼ LM2 ¼ DVinfsDILm : (15)
The leakage inductor of the coupled inductors
causes ZCS turn-on of the main switches S1 and S2.
Hence, to accomplish the ZCS condition for the main
switches, the value of the leakage inductors Llk1 and
Llk2 is obtained as follows:
Llk1¼ Llk2VLlk:tr2DIs : (16)
where tr is the current rise time of the MOSFET
switches and ΔIs denotes the current variation ampli-
tude of the switches during turn-on instant. The
desired voltage ripple (ΔVc) is the main criteria for
choosing the value of the output capacitors. Hence, the
proper value of converter capacitors is obtained as fol-
lows:
C1¼C2Vo.1 D/fsRLDVc : (17)
The values of clamp capacitors Cc1 and Cc2 are
selected such that half of the resonant period formed
between Cc and Llk should be greater than the turn-off
period of the main switches:
Cc1 ¼ Cc2 .1 D/
2
p2fs2Llk
: (18)
4. Simulation and experimental results
A prototype circuit of the proposed converter is built
to evaluate the performance of the proposed topology.
The photograph of the implemented circuit is shown
in Figure 6. The prototype circuit is designed to con-
vert 25 V input to 400 V output at 200 W nominal
power and 100 kHz switching frequency. Speciﬁcations
of the prototype circuit are given in Table 1.
Moreover, the proposed converter is simulated by
ORCAD-PSpice simulator. The simulation circuit is
shown in Figure 7. In the simulation circuit, an
Figure 6. Implemented prototype converter.
Figure 5. Voltage stress diagram of the semiconductor devices.
Table 1. Speciﬁcations of the prototype.
Quantity Value
Input voltage Vin 25 V
Output voltage Vo 400 V
Output power Po 200 W
Switching frequency fs 100 kHz
Magnetizing inductors LM1, LM2 100 mH
Leakage inductors Llk1, Llk2 6 mH
Turns ratio (n) 2
Ferrite cores ER4242
Main switches S1, S2 IRFP260
Clamp diodes Dc1, Dc2 MUR460
Output diodes D1, D2 MUR460
Clamp capacitors Cc1, Cc2 47 mF
Output capacitors C1, C2 47 mF
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accurate PSPICE model of all semiconductor devices is
used. Also, the coupling coefﬁcient of the coupled
inductors is selected 0.98 and the operating duty cycle
is 0.7. Figures 8 and 9 show the simulation and experi-
mental waveforms of the proposed converter, respec-
tively. It can be seen that the experimental results show
a good agreement with simulation results. The voltage
and current waveforms of the main switch S1 and S2
are illustrated in Figures 8(a) and 9(a). It can be seen
from ﬁgures that, for 400 V output voltage, the voltage
stress on the MOSFET switches is below 100 V, which
is lower than 25% of the output voltage.
In addition, the leakage inductors have accom-
plished the ZCS turn-on operation of main switches as
well.
Figures 8(b) and 9(b) represent the voltage and cur-
rent waveforms of the clamp diodes Dc1 and Dc2. As
can be seen, the voltage stress of clamp diodes is
the same as the main switches. Also, the reverse recov-
ery problem of these diodes is completely alleviated.
The simulation and experimental waveforms of the
output diodes D1 and D2 are shown in Figures 8(c)
and 9(c).
The voltage stress on the output diodes, which are
the most stressful devices in high step-up DC–DC con-
verters, is about 200 V, which is half the output volt-
age. Also, the reverse recovery problem of the output
diodes is completely eliminated.
The efﬁciency diagram of the proposed con-
verter under different output load condition is
plotted in Figure 10. As can be observed, the maxi-
mum efﬁciency of the proposed converter is 94.5%
at 140 W output power, and the full-load efﬁciency
is 94.1%.
L11
50uH
L12
200uH
L21
50uH
L22
200uH
V1
TD = 0
TF = 10n
PW = 7u
PER = 10u
V1 = 0
TR = 10n
V2 = 15
V2
TD = 5u
TF = 10n
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V2 = 15
C1
10u
C2
10u
V3
25Vdc
R1
0.8k
0
K K1
COUPLING = 0.98
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Figure 7. Simulation circuit of the proposed converter.
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5. Conclusion
In this paper, a new interleaved high step-up DC–
DC converter based on the ﬂoating-output
capacitors technique was introduced. The steady-
state analysis and derived equations represent that
the voltage gain of the proposed converter is much
higher than the conventional interleaved boost
converter. In this topology, the voltage stress on
the main switches and diodes is very low. Conse-
quently, low-voltage, high-performance MOSFET
switches and scotty diodes can be used. Also, the
output and clamp diodes turn off under ZCS
condition.
Moreover, the leakage inductors energy is recycled
into the circuit, so the voltage spikes across the main
switches are avoided. At last, the proposed converter
was simulated and a 200 W prototype circuit was
implemented to prove the validity of the steady-state
analysis.
Figure 8. Simulation waveforms of the proposed converter: (a)
vds1, ids1; (b) vDc1, iDc1; (c) vD1, iD1.
Figure 9. Experimental waveforms of the proposed converter:
(a) vds1, ids1; (b) vDc1, iDc1; (c) vD1, iD1.
Figure 10. Efﬁciency diagram of the proposed converter.
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